80960RP/RD Debug Connector Design Guide

This document identifies the issues associated with accessing and testing signal pins in a Ball Grid Array (BGA) package. Identified herein is one approach to accessing the signal pins in a BGA package. This document defines a standard connector which facilitates interface between the i960® RP/RD I/O Processor and an In-Circuit-Emulator (ICE) or a Logic Analyzer (LA). The document provides information about the connector, its layout and identifies signal pins required to provide debug capability on the i960 RP/RD I/O Processor. Also included is a sample routing of signal pins from the processor to the connector. This revision is currently available to customers who are designing this capability into their systems. A future revision of this document will be widely available as an application note.

File Name/Size:: 27281204.pdf
924427 bytes
Download From:: Developers' Insight CD-ROM